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J~ ' ' ABSTRACT 
This paper presents a formal description of the operation of the 
NOVA 800 in Computer Design Language (COL). For simplicity, the 
description does not include specific input/output devices, the 
multiply/divide option, or data channel operations. The description 
is intended to be used as a supplement in a basic course in computer 
organization, and an example of its use is included. 
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I. INTRODUCTION 
In the electrical engineering or computer science curriculum 
of many schools, a basic course in computer organization is taught 
1 
to either third or fourth year students. The course typically begins 
with a review of number systems and of the algorithms for performing 
arithmetic in these number systems, particularly the two•s complement 
system. The elements of a computer (adder, memory, registers, and 
clock) are then explained, and an attempt is made to combine these 
elements and to demonstrate to the student the basic operational 
scheme of a simple computer. A number of excellent texts exist 
which follow this basic scheme [1,2,3,4]. 
The simple machine which is usually described in the latter 
portion of these texts is very necessary in order to introduce the 
student to computer organization at an understandable level. This 
simplicity, hO\.'Iever, often leads to one or more of the following 
shortcomings: 
1) The machine is hypothetical, making it impossible for the student 
to get any practical experience on it. This fact also makes the 
student question the value of studying the machine. 
2) The machine is described in general terms, making it hard for the 
student to follow register transfers and control states on a 
clock-pulse by clock-pulse basis. 
3) In an attempt to remain simple, the computer may not demonstrate 
current techniques such as indirect addressing, autoindexing, 
memory protection, interrupts, I/0 operations and parallelism. 
2 
These faults point to the need for a supplemental computer description 
in the course. 
It has been the practice of the Electrical Engineering Department 
of the University of t~issouri at Rolla to supplement the text used in 
this course with a formal description of a modern machine which is 
·available to the students. This description is done on a clock pulse-
by-clock pulse basis so that the student may see exactly what the 
machine does and how it does it. The class work is combined with 
laboratory problems to demonstrate the validity of the description 
and give the student practical experience on the machine. It has been 
found that this approach is extremely valuable in later courses in 
computer organization. Since the student has a very detailed know-
ledge of one machine, other organizations and techniques can be 
taught by comparison and contrast to that machine. It serves as a 
standard reference point from v-1hi ch variations may be easily compared 
and assessed. 
For several years, the department has used a formal description 
of the SCC-650 computer by Pottinger [5], however, due to the increased 
availability of the NOVA family of computers on campus and the more 
modern features of this computer, it was considered desirable to 
substitute a formal description of this machine in the course. The 
purpose of this paper is to provide this formal description. 
It is desirable that the language used for the formal description 
possess as many of the following characteristics as possible [6,7]: 
1) Capable of expressing ideas easily 
2) Easily understood 
3 




Yaohan Chu's Computer Design Language [1,6] was chosen for this 
description because it possesses most of these attributes [7], and 
because a language translator is available to take the COL description 
as an input and produce the Boolean equations for the register 
inputs [1]. The language uses ALGOL-like statements to declare 
registers, control signals, memories, and combinational network 
outputs. It then specifies all data transfers between registers and 
memories, as well as the signals used to control these transfers. 
Synchronous timing is easily expressed since the control signals are 
separated from the transfers. Parallel operations may be shown since 
there is no restriction that the control signals be mutually 
exclusive [7]. 
II. GENERAL DESCRIPTION [8] 
A. Arithmetic and Logic Unit 
The arithmetic and logic unit (ALU) of the NOVA 800 consists 
of a 16 bit adder, 4-16 bit accumulator pairs (source and destina-
tion), a 16 bit arithmetic holding register (AR), a 15 bit program 
location counter (PC), a 16 bit processor memory buffer (Pt1B), a 
source multiplexor (SX), a destination multiplexor (D), and a memory 
buffer output multiplexor (MBO). These elements and their basic 
interconnections are shown in figure 1. 
Much of the flexibility of the ALU of the NOVA is due to the 
source and destination multiplexors which serve to select the inputs 
to the adder. Diagrams showing inputs, control signals, and truth 
tables for the multiplexors are shown in figure 2. As shown, the 
SX multiplexor has as inputs the PC, the AR, and the four source 
accumulators; its output may be zero, one, any of the inputs, or the 
complement of any of its inputs. 
The 0 multiplexor must be considered to be two multiplexors. 
0(8-15) handles the low order byte and has as inputs the four desti-
nation accumulators and the PNB; note that the inputs can not be 
complemented. 0(0-7) handles the most significant byte and has the 
same inputs as 0(8-15), but the control signals are different and 
the outputs include the complements of the inputs. The ability to 
manipulate bytes of an instruction vmrd is needed during effective 
address calculation. In that case, the input to the adder from SX 
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is the least significant byte from the Pt1B (the displacement), while 
the input from D(0-7) is either all zeros if the displacement is 
positive or all ones if the displacement is negative. 
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Data in the NOVA 800 are in two's complement integer representa-
tion. The adder performs binary addition on pairs of inputs and 
produces a carry out if the sum exceeds 216-1. The adder sum can 
be incremented by the signal PLUS ONE ~'lhich forces a carry into the 
least significant bit of the sum; this is used in forming the two's 
complement of one number (NEG instruction) and in subtracting two 
numbers. 
The output of the adder is gated through the adder output 
manipulator gates \'/here it may be shifted or have the two bytes 
swapped. The data is then transmitted via the SUM bus to the PC 
(if it is the result of an effective address calculation for a JMP 
or JSR) or to the AR (if it is the result of an arithmetic or logic 
instruction). The adder output also goes directly to the MBO multi-
p 1 ex or from which it may be transmitted to memory vi a the t~BO bus. 
B. Data Transfers 
The NOVA 800 is organized around four 16-bit wide data busses; 
Memory U~ Et'1), Memory Buffer Output U1BO), SUt1, and the Input/Output 
(DATA) bus. Their functions are as follows: 
ME!~: (1) Carries information (instructions or data) from the memory 
or console switches to the ALU or console indicators . 
(2) During I/0, data from an l/0 device controller is loaded 
into t he t·1B regi s t er and transferred to the ALU vi a r-tEtL 
t~BO: (1) Transfers information from the ALU to the memory and the 
console indicators. 
(2) During I/0, data is transferred to the MB register via 
the MBO bus, then transferred from MB out onto the DATA 
bus. 
8 
SUM: Carries the output of the adder to the PC (for JMP or JSR 
instructions) or to the AR (for arithmetic and logical instruc-
tions). 
DATA: Provides a bidirectional data path between memory and the I/0 
device controllers; it has no logical connection to the ALU. 
C. Timing 
In the NOVA 800, a 20 f.1hz crystal controlled oscillator 
functions as the primary clock source. 1·1EI'1 CLK, \vhi ch synchronizes 
memory functions, is driven by a toggle flip-flop (CLKA) at one half 
the frequency of the source. CPU CL K, v1hi ch synchronizes memory 
functions, is driven by a pair of countdown flip flops (CLKA and CLKB) 
at one fourth the frequency of the source. Logical operations in 
the computer occur with the negative going edge of the CPU CLK. 
PC CLK, which clocks the PC register, is essentially the inverse of 
CPU CLK. This is necessary because the PC responds to the positive 
going edge of the clock pulse. Also, PC can be pulsed while CPU CLK 
is inhibited by FETCH SKIP for SKIP instructions. The PTG (processor 
timing generator) and TS (timing state) signals are produced by count 
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associated NAND gates. The relationships between these timing signals 
are shown in figure 3. 
Note that each of the 200 ns PTG intervals may be broken into 
4-50 ns intervals designated by the states of the flip flops CLKA and 
CLKB. For instance during PTG0, we have the four intervals 
PTG0*CLKB*CLKA, PTG0*C[KB*CLKA, PTG0*CLKB*C[KA, and PTG0*CLKB*CLKA. 
For brevity, these intervals are called PTG0(1), PTG0(2), PTG0(3), 
and PTG0(4), respectively, in the formal description. 
D. Control 
In addition to the timing control signals, operational control 
is furnished by a number of flip flops in the machine. There are 
basically six macro states or types of cycles for the machine and each 
of these cycles are controlled by a flip flop or the immediate decode 
of a flip flop. 
The KEY cycle is entered (KEY flip flop set) whenever an 
instruction other than STOP or RST is keyed in from the console 
instruction switches. If this instruction requires the use of memory, 
the KEYrt cycle wi 11 be entered after the KEY cycle and the KEYt~ flip 
flop set. The other four cycles of the machine are Fetch (F), 
Defer (D), Program Interrupt (PI), and Execute (E). There is no 
individual control · flip flop for each of these states, but rather 
each is indicated by a decode of the output of the major states 
register, S(0-1). The major states are inhibited by the STATE 
SUPPRESS signal if the machine is in either a KEY or a KEYI1 cycle; 
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the state indicated by the contents of the major states register. 
All transitions between states take place at the end of PTG3, and 
the conditions for transitions are shown on the macro-state diagram, 
figure 4. 
E. Memory 
The memory read operation occurs during PTG1 when the STROBE 
pulse occurs. This enables the output of the memory sense lines to 
be unconditionally jam transferred into the memory buffer (MB) 
register. The outputs of the MB register are placed on MEM(0-15) 
unless the INH TRANS signal is present, and on DATA0-15 during PTG2 
if DRIVE IO is present. 
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For a write operation, the MB register may contain the data just 
read (rewrite), MB0(0-15), or DATA(0-15). The latter two sources are 
selected by READ IO or READ IO, respectively, and loaded into the MB 
register during the last 50 ns of PTG1 by the MB LOAD signal. The 
effective address was loaded into the memory address register by the 
MA LOAD signal during PTG3 of the previous cycle; it is loaded from 
the 15 least significant bits of either MB0(0-15) or DATA(0-15). 
Writing requires an INHIBIT signal from the control logic along with 
the SELECT signal, which is a decode of MA(1-3) to select the proper 
block of memory. These produce signals to turn on the memory current 
logic and to strobe the reset outputs of the MB register into the 
inhibit line drivers. The presence of inhibit current in any core 
winding reduces the coercive effect of the normal memory current such 
that the associated core will not be set. Thus, the contents of the 
MB register will be effectively written into core. These memory 






























III. SYMBOLIC DESIGN 
A description of the NOVA-800 computer logic in Computer Design 
Language is now presented. 
A. Declarations 
Clock Cp ; $ 20 Mhz master clock pulse $ 
Constants MSK1=0000000011111111 , $ Dummy mask used in effective 
address calculation sequence, does not 
physically exist $ 
Memor,Y 
t~SI<2=1111111100000000 ; $ Same as t1SK1 $ 
Rot~(PC(ll-15)) = Rot1{0-32,0-15) , $ Read only memory for 
program load option $ 
~1(r~A) = r~ (0-32, 768, 0-15) ; $ t·1a in memory $ 
Registers AC-H-WRITE ; $ Used with AC-L-WRITE to specify which of 
the 4 accumulators will be written into 
during PTG0' $ 
AC-L-~~RITE 
ACDX(0-15) $ Destination accumulator, X=0-3 $ 
ACSX(0-15) $ Source accumulator, X=0-3 $ 
ACWRF ; $ When on, allows specified accumulator (both 
source and destination) to be written into 
during PTG0 $ 
AR(0-15) ; $ Arithmetic holding register in ALU $ 
AUT DEC ; $ When true with AUT INC OR DEC true, indicates 
that an autodecrementing location, (30-37)8 , 
has been indirectly addressed $ 
CLKA $ Divides CP by 2, 10 t1hz output $ 
CLKB $ Divides CLKA by 2, 5 f,thz output $ 
CRY ; $ Carry flip flop $ 
DEVBUF(0-15) ; $ Data buffer on I/0 device $ 
16 
FSKIP ; $ Used in generating FETCH SKIP signal for skips $ 
INHIBIT $ When on, permits MB register to be written 
into M(MA) $ 
IR(0-15) ; $ Instruction decoding register $ 
INTRQ ; $ Interrupt request flip flop, set by external 
I/0 device $ 
ION ; $ Interrupt on flip flop $ 
IO SKIP SYNC ; $ Timing flip flop for I/0 skip operations $ 
MA(1-15) 
t~B (0-15) 
$ f~emory address register $ 
$ Memory buffer register $ 
MID ; $ Control flip flop used in stutter timing$ 
OVFLO $ When true, generates overflow signal $ 
PC(1-15) ; $ Program location counter $ 
Pt1B (0-15) $ Processor memory buffer register $ 
READ CY ; $ When set, allows memory to cycle$ 
READ 2 ; $ Used to provide correct timing in memory cycle $ 
RUN ; $ Allows generation of PTG timing signals when set, 
machine is in STOP state when reset $ 
RUN SET ; $ Used to set and reset RUN and READ CY $ 
S(0-1) ; $ r~ajor states register, outputs decoded to 
produce F, PI, D, and E signals $ 
STP $ Used in producing STOP RQ signal $ 
STROBE $ When on, causes M(MA) to be jam transferred 
into MB $ 




TG(~-1) $ Gray counter whose output is decoded to 
produce timing pulses PTG~-PTG4, TS~, TSM, and 
TS3 $ 
WRITE $ Memory timing flip flop used to guarantee 
adequate write time for memory $ 
WRITE SYNC $ Used to set and reset INHIBIT $ 
SWITCHES Comment Begin The following are manual control switches. 
All are momentary contact except the data switches, 
S11-S26. End. 
S11-S26(0N,OFF) $ Console data switches $ 
ACXDP(ON,OFF) ; $ Deposit value in data switches into 
accumulator X $ 
ACXEX(ON,OFF) $ Display value in accumulator X in data 
lights $ 
CONT(ON,OFF) $ Continue in state specified by major 
states register $ 
DP(ON,OFF) $ Deposit the value in the data switches 
into the memory location shown in the console 
address lamps (present value of PC) $ 
DPN (ON, OFF) 
EX(ON,OFF) 
EXN (ON ,OFF) 
ISTP(ON,OFF) 
MSTP(ON,OFF) 
RST (ON, OFF) 
STOP (or~, OFF) 
STRT(ON,OFF) 
18 
$ Add one to value of PC shown in address 
lights and store the value set into the data 
switches at this location $ 
$Displays in the data lights the contents 
of the location shown in the address lights $ 
$ Adds one to the value of the PC shown in 
the address lights and displays the contents 
of this memory location in the data lights$ 
$ Causes computer to execute a single 
instruction and halt before fetching the 
next instruction $ 
$ Causes the computer to perform a single 
processor cycle in the state indicated by 
the major states register $ 
$ Causes the computer to stop at the end of 
the current processor cycle $ 
$ Causes the computer to stop after 
execution of current instruction $ 
$ Causes the computer to load the address 
held in the console data switches into the 
PC and begin normal operation by executing 
the instruction at the location specified 
by the PC $ 
TERMINALS 
ADDER ZER0=(5UMW*SUM1* ... *SUM1~)*(SUM11+ZERO ENABLE)*(SUM12+ZERO 
ENABLE)*(SUM13+ZERO ENABLE)*(SUM14+ZERO ENABLE)*(SUM15+ 
ZERO ENABLE) ; $ Used for incrementing PC and for auto-
incrementing and decrementing $ 
19 
ADDER TO MEM=[KEYM*PL*READ IO*PC TO MEM]*[PTG3+PI SET] $ Gates adder 
output onto MB0~-15 $ 
ADDER(~-15) ; $ Adder output lines $ 
ALC = IR~*F*TS~ ; $ Arithmetic logic class instruction $ 
AND = ALC*AND ENABLE ; $ Logical "and" signal to adder $ 
AND ENABLE = IR5*IR6*IR7 
ALC OR IO SET = MEM~ + MEM1*MEM2 $ ALC or I/0 instruction set into 
instruction register $ 
CG ; $ Carry generate signal from adder $ 
CLR = MID*IR8*IR9*E*IO ; $ Used to clear ION FF $ 
CON DATA = (KEY*RUN)+(DAT1A*CPU INST) ; $ Allows configuration set 
into console data switches to be placed onto MEM(~-15) $ 
CON INST = KEY*KEY SEEN*(CONT+ISTP+MSTP) ; $ Allows console control 
switch data to be placed on MEM(~-15) if not Continue, 
Instruction Step or Memory Step $ 
CON RQ = ACXDP+ACXEX+STRT+DP+DPN+EX+EXN+CONT+ISTP+MSTP ; $ Sets KEY 
SEEN, generated 25 ms after a switch is activated $ 
CPU CLK = CLKA*CLKB*FETCH SKIP*TC*[IO STUTTER*(PTGl+MB LD EN+WRITE 
SYNC)*(TA+TB)] ; $ Synchronizes CPU operations $ 
CPU INST = IRl~*IRll*IR12*IR13*IR14*IR15 $ Central processing unit 
instruction $ 
CR ; $ Ripple carry output of adder $ 
CRY TO AR = CRY*[AND+CG+CR]+CRY*CR*CG*AND ; $ If true, shifts a one 
into AR during shift (left) operation $ 
CRY SET = (CRY*CRY TEST)+(CRY*LOAD CRY)+(CRY TEST*LOAD CRY) $ Set 
control for CRY FF $ 
CRY TEST = (SEL N*CRY TO AR)+(SEL L*ADDER ZERO)+(SEL R·ADDER 15) 
+(SEL S•CRY TO AR) ; 
D = State Suppress*S~*Sf ; $ Defer state signal $ 
DATA(~-15) ; $ I/0 bus lines $ 
20 
DATIA = IR5*IR6*IR7*E*IO*PTG1 ; $ Data in A, generated by processor 
during a D1A to place the A buffer in the device selected 
by DS0-5 on the data lines $ 
DATIB = IR5*IR6*IR7*E*IO*PTG1 $ B buffer in selected device placed 
on data lines $ 
DATIC = IR5*IR6*IR7*E*IO*PTG1 $ C buffer in selected device placed 
on data lines $ 
DATOA = IR5*IR6*E*IO*MID*PTG2 ; $ Generated by the processor after ACC 
has been placed on the DATA bus in a DOA to load the data 
into the A register in the device selected by DS0-5 $ 
DATOB = IR4*IR6*MID*E*IO*PTG2 ; $ Loads the data on the DATA bus into 
B register of selected device $ 
DATOC = IR5*IR6*MID*E*IO*PTG2 ; $ Loads the data on the DATA bus into 
C register of selected device $ 
D-H-READ = IR3 ; $ Used with D-L-READ to select destination 
accumulator $ 
D-L-READ = IR4 ; 
21 
D-L-SEL = Pl*TS3*HALT*E*IO+(KEY*PRESET*IRO*IR1)+ALC*IR5)+(ALC*E*STA) 
$ Destination multiplexor- low order selection line$ 
D-L-H-SEL = MEM OUT + EFA ; $ Destination multiplexor - least signifi-
cant byte - high order selection line $ 
D-M-H-SEL = MEM OUT ; $ Destination multiplexor - most significant 
byte - high order address selection line $ 
O-M-COM = EFA*PMB8*(PMB6+PMB7) ; $ Complement output of destination 
multiplexor $ 
DRIVE I/0 = PTG2*IO OUT EN $Allows MB register to be gated onto 
DATA bus $ 
DSZ = NON ACD INST*IR3*IR4 ; $ Decrement and skip if zero instruction $ 
DS(~-5) = IR(l~-15) ; $ I/0 device selection lines $ 
E = State Suppress * S~*Sl ; $ Execute state $ 
EFA = TSO*F*IR~*TO ; $ Indicates that the effective address calculation 
is required $ 
F = State Suppress * S~Sl ; $ Fetch state signal $ 
Fetch skip= (IO SKIP SYNC)*(IO SKIP)*(FSKIP)+FSKIP*ALC*[IR15(IR13* 
ADDER ZERO+IR14*CRY TEST)+IR15(ADDER ZERO+IR13)+IR15 
(TRI4+CRY TEST)] ; 
Force SEL X = ALC*IR8 ; $ Used with Force SEL Y to produce shift and 
swap signals to adder output manip. gates $ 
Force SEL Y = ALC*IR9 ; 
F Set = State Suppress * S~*Sf + State Suppress*[has E cycle*INTRQ* 
(SET*PI*(EFA+IR5)*(PTGl+D+MEM~))J ; $ Indicates that F 
will be the state set into the major states register 
during the next cycle $ 
HALT = IR5*IR6*IR7*CPU INST*E*IO ; $ Halt instruction $ 
HAS E Cycle = ALC*s-*(JMP OR JSR) ; $ Indicates that fetched 
instruction has an execution cycle $ 
INC PC = FETCH SKIP+PTG2*E*IO*PTG2*IR7*KEY*PRESET+PTG2*LAST WORD 
+PTGl*ADDER ZERO*E*NON ACD INST ; $ Conditions for 
incrementing program location counter $ 
22 
INH TRANS = PI + KEY SEEN + RESTART + CON DATA ; $ Inhibits transfer 
from MBR onto MEM b~s $ 
INTA = DATIB*CPU INST ; $ Interrupt acknowledge, generated by the 
processor during the INTA instruction $ 
ION SYNC = SYNC*(F SET+PI SET) ; $ Interrupt on synchronization $ 
IO OUT EN = E*IO*IR7 ; $ I/0 output enable $ 
IORST = RESET + CPU INST*DATIC ; $ I/0 reset, generated by the 
processor in the IORST instruction or when the console 
reset switch is pressed to clear the control FF•s in all 
interfaces $ 
IO SKIP = AND ENABLE*TSO*F*IO 
IO SKIP PEND = IR9[(IR8*CPU INST*SE0D)+(TR8*CPU INST*SYNC*SELB)] 
+IR9[(IR8*CPU INST*SELD)+(IR8*CPU INST*SYNC*SELB)] ; 
,IO STUTTER = (PTG2*IO SKIP)+(E*IO*PTG3)*(IR8+IR9)+(PTGl*E*IO*READ IO) 
+PTG2*IO OUT EN*E*IO ; $ Used to extend selected PTG 
signals during I/0 operations $ 
IO = IRO*IR1*IR2 ; $ Decode of an I/0 instruction $ 
ISZ = IR3*IR4*NON ACD INST ; $ Increment and skip on zero instruction $ 
JMP OR JSR = IR3*NON ACD INST 
JSR = IR3*IR4*~0N ACD INST ; 
23 
LAST WORD = PC1~+PL+KEYM ; $ Indicates that the last word of Bootstrap 
has been read in from the ROM $ 
LOAD AR = (PTG1+PTG3)*(EFA+JSR)*(KEY+KEY*Cont+lSTP+MSTP+State Suppress 
*JUM OR JSR) ; $ Loads data on SUM~-15 into AR $ 
LOAD PC = (PTG3*State Suppress*JMP OR JSR)+(PTGl*F*ALC OR IO SET) 
+PTG2[PL+IR5+(KEY SEEN+RESTART)]*IR1*KEY*PRESET+PL(IR1 
+KEY+PRESET) ; $ Loads data on SUM(~-15) into PC $ 
LDA = IRO*IR1*IR2 ; $ Load accumulator instruction $ 
LOAD CRY = PTG3*ALC*IR12 ; $ Causes destination ACC to be written into 
and CRY FF set $ 
MA LOAD = PTG3*CLKA*CLKB*RUN SET*MEM CY SET $Allows MA to be loaded 
from MBO 0-15 $ 
MB CLR = READ CY*READ 2 ; $ Resets MBR at PTG~ $ 
MB LD EN = E*NON ACD INST + D*AUT INC OR DEC ; 
MB LOAD = PTG1*(MB LD EN + OMIT STROBE) ; $ Allows MB to be loaded 
from MB0~-15 $ 
MB0(~-15) $ MBO bus $ 
MEM CLK = CLKA ; $ Clock for memory $ 
MEM CY SET= F SET+ PI SET+ IO SET $Allows Read CYFF to be set 
at PTG3, starting memory read-write cycle $ 
MEM LATCH = PTG1+PTG2 ; $ Used to latch data on MEM~-15 into PMB when 
PTG1 goes 1-+0 $ 
MEM OUT = E*D-L-SEL + D + KEY*PRESET*PL*D-L-SEL 
MEM(~-15) $ Mem bus, during console operations the following signals 
are placed on this bus : 
MEM0 = ACXEX+ACXDP 
MEMl = ACXDP 
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r·~Er12 = DP+DPN 
~1E~13 = AC2EX+AC2DP+AC3EX+AC3DP 
~1H14 = AC1EX+AC1DP+AC3EX+AC3DP 
~1EH5 = EX+~T~T+J!:CXD~ 
~1EM6 = EX+EXN+DP+DPN+P[ 
MEM7 = EXN+DPN $ 
MSKO = CPU INST * DATOB ; $ ~~ask out, generated b.v the processor 
during the t,1SKO instruction after ACC has been placed on 
the data lines to set up the interrupt disable flags in 
all devices according to mask on lines $ 
NON ACD INST = Tmr*T!IT*ill ; $ Non-des ti nation accumulator instruction $ 
01-HT STROBE = READ IO + KEY*PRESET + KEYt·1(PL+1R2)+(STA*7IT'"C*E)+PI 
+(VT*~*E*IO) ; $ Omit memory strobe, outputs of memory 
sense amps not jam loaded into MBR $ 
PC CLK = C[KA + C'C'J<B + TC + (iA+TB)(IO STUTTER+PTG1*~·1B LD EN*WRITE 
SYNC) ; 
PC TO t1H1 = RUN+[PTG3*READ ID*PI SEi]*[(KEY*Cont+ISTP+t~STP) 
+(State Suppress*JMP OR JSR)+(F SET*Pl LAST*JMP OR JSR)] 
PLUS ONE = (PI*TS3)+(ID*PT*F)+(PTG1*D*AUT DEC OR INC*AUT DEC) 
+(ALC*IR7)+(i\IT*E*ISZ) ; $ Forces a 1 into 101'1 order bit 
of adder $ 
PI = State Suppress * S0*Sl ; $ Programmed interrupt state $ 
PI SET = (State Suppress*S0*Sl)+State Suppress*has E cycle*INTRQ* 
[set*PT* (ITA+ IRS)+ ( PTGl +D+f1Ef10)] ; 
PRESET = RESET + KEY SEEI~ * i<'EV * Cont + ISTP + MSTP $ Initializes 
flip flops $ 
PTG0 = ~*iGI ; $ Processor timing generator signal $ 
PTG0(1) = TG0*TGl*CLKB*CLKA ; $ Subinterval of PTG0 $ 
PTG0(2) = TG0*1GT*CIK'B*CL KA 
PTG0(3) = TG0*TGl*ClKB*CLKA 
PTG0(4) = TG0*TG1*CLKB*CLKA 
PTGl = TG¢*TG1 $ PTGl(l), etc., are formed as for PTG0 $ 
PTG2 = TG0*TG1 $ PTG2(1), etc., are formed as for PTG0 $ 
PTG3 = TG0*TGT $ PTG3(1), etc., are formed as for PTG0 $ 
PL LAST = PL*KEYM*LAST WORD ; $ Indicates end of Bootstrap load $ 
READ IO = PTG1*IR7*E*IO $ Allows data on DATA0-15~1BR $ 
RESET = £r (5VOK+RST) $ Becomes true on o~l transition of 5VOK 
or R3i $ 
RQENB = TS0*RUN*RUN SET*i<EY ; $ Request enable $ 
SEL-L = FORCE SEL X * FORCE SEL Y ; $ Left shift signal to adder 
output manipulator gates $ 
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SEL-N = FORCE SEL X * FORCE SEL Y ; $ No shift signal to adder output 
manipulator gates $ 
SEL-R = FORCE SEL X * FORCE SEL Y ; $ Right shift signal to adder 
output manipulator gates $ 
SEL-S = FORCE SEL X * FORCE SEL Y ; $ Swap signal to adder output 
manipulator gates $ 
STA = lRO*IRl*IR2 ; $ Store accumulator instruction $ 
State Suppress = KEY+KEYM ; $ Inhibits all normal instruction 
decoding/control $ 
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STOP RQ = RST + (lmf*KEY*Cont+ ISTP+MSTP )+KEYt1*'Pr+SVO'K+R'IT*STP 
*(ISTP*FSETH1STP)+(STOP*KEY*FSET) ; $ Will cause RUN SET 
to be reset when true $ 
STRT IO = PTG3*tUD*IR8*TR'9*E*IO ; $ Used to clear Done, set Busy and 
clear the INT REQ flip flop in the device selected by 
DS0-5 $ 
SUM CRY = CRY TO AR + AR0 
SU~1(0-15) ; $Sum bus lines, basically the adder output which may 
have its bits shifted or swapped-- e.g., SUM0 = SEL N 
*ADDER0 + SEL L *ADDER! + SEL R*SUt,1 CRY + SEL S*ADDER8 $ 
SX COivl = (PTGl*D*AUT INC OR DEC*AUT DEC)+(ALC*TR'6)+iliC*E*DSZ 
$ Complement output of SX multiplexor $ 
SX-H-READ = ALC*IRl+ALC*EFA ; $ Used with SX-L-READ to select the 
source accumulator $ 
SX-L-READ = ALC*IR2+AIC*EFA*IR7 ; 
SX-H-SEL = (1U:'C*EFA*lm>*IR7 )+(State Suppress*PL*IfE11 OUT*D-L-SEL) 
+(PI*TSO)+'J5T*TS'3*F) ; $Used with SX-L-SEL to select the 
output of the SX multiplexor $ 
SX-L-SEL = ALC+ (ACC*EFA*IR6 )+State Suppress*PL*MEt~ OUT*D-L-SEL 
TSr~ = PTGl+PTG2 
TS0 = PTG0+PTG1 
TS3 = PTG2+PTG3 
WRITE AC = (E*LDA)+(TRr*KEY*PRESET)+[E*IO*AND ENAB[E*IR7 
*(~+CPO 1NST)]+(EFA*JSR)+(ALC*TRI2*PTG3) $ Used to 
set ACWRF $ 
ZERO ENABLE = D*~ ; 
5VOK ; $ Generated by power supply when +5V supply is on $ 
B. Transfers 
1. Asynchronous ~1anua 1 Control 
if (PRESET=!) then S0+0 
Sb-0 






2. Stop Sequence 
INHIBIT+O 
l,JRITE+O 




RUN SET +-0 
27 
Comment Begin The NOVA-800 may be placed in the STOP state either 
by the HALT instruction or by manually activating either the RST or 
STOP switches on the console. The following statements describe the 
sequence followed if the switches are activated. Note from the 
definition of the terminal STOP RQ and from this sequence that RST 
will stop the machine at the end of the current cycle, while STOP \.Yill 
stop it at the end of execution of the current instruction. End 
PTG2(4) if (STOP RQ=l) then (RUN SET+O) 
PTG3(4) if (RUN SET=O) then (RUN+O) ; 
3. Memory 
Comment Begin The following sequence defines memory read and write. 
fv1emory is cycling continuously while RUN and RUN SET are set. and the 
entire memory cycle lasts 800 ns. The cycle begins during PTG3 \'/hen 
the MA register is loaded with the next effective address. The t1B 
register is cleared during PTG~ and the read operation occurs with 
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the STROBE pulse during PTG1. During PTG2, the rewrite occurs if 
MB LOAD was false during PTGl, or a write operation takes place if it 
was true. End 
PTG3(3) if(ADDER TO !,1Et~*t·1A LOAD*READ 10=1) then(r.1A+ADDER(l-15)), 
if (PC TO t1E~1*MA LOAD*READ IO= 1) then (r1A+PC), 
j_f.(~1A LOAD*READ IO= 1) then (r~A+DEV BUF); 
PTG0(1) j_f.(RUN SET*MEt~ CY SET=l) then(READ CY+-1), 
if (MB CLEAR= 1) then (t1B+O); - . --
PTG0(3) if(READ CY=1) then(READ 2+1); 
PTG1(1) if(READ 2=1) then0~RITE SYNC+-1), 
if(READ 2*oiHT STROBE-l) then(STROBE+-1); 







j_f.(HRITE SYNC=1) then(READ CY+-0, READ 2+0); 
if(MB LOAD*READ IO*ADDER TO t~Et1=1) ~(f1B+ADDER), 
$ Transfer write data to t1B from ALU $ 
if (t~B LOAD*READ IO= 1) then (t1B+DEV BUF); 
INHIBIT+-1, $ START WRITE $ 
t1 (t1A ) +f,1 B ; 
if(INHIBIT=1) then(WRITE+-1); 
if0JRITE=1) then(HRITE SYNC+-0, INHIBIT+-0); $ End of 
write $ 
if(INHIBIT=O) then(HRITE+-0); - -
4. Seguence Key Cycle 
Comment Begin The following sequence defines the KEY cycle, which is 
initiated whenever a console instruction switch other than STOP or RST 
is activated . The switch activation causes CON RQ to go high, setting 
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KEY SEEN if RUN is reset. The CON INST signal then gates an encoded 
version of the states of the instruction switches into IR(0-7). Note 
that neither the STOP nor the RST switch will generate CON RQ; these 
switches are considered separately. End 
CON RQ 
CON INST 
j_f_(RUN=0) then (KEY SEEN+1) ; 
if(ACXEX*ACXDP=OFF) then(IR0+1) else(IR0+0) 
if(ACXDP=OFF) then(IR1+1) else(IR1+0) , 




else {IR4+0) , 
if(EX*STRT*ACXDP=OFF) then(IR5+1) else(IR5+0) , - - -
if(EX*EXN*DP*DPN=OFF) then(IR6+1) else(IR6+0) , - ~ -
if(EXN*DPN=OFF) then(IR7+0) else(IR7+0) , - - -
IR(S-15)+1 ; 
KEY SEEN*PC CLK : KEY SYNC+1 , STP+1 ; 
KEY SYNC*CPU CLK : KEY+1 ; $ Start key cycle $ 
KEY*KEY SYNC*CPU CLK : RUN+1 ; $ Start generation of PTG signals $ 
KEY*PTG0(1) KEY SEEN+0 
KEY*PTG0(3) KEY SYNC+0 STP+O ; 
KEY*PTG1(1) PMB+SW(11-26) ; $ Transfer of data from console data 
switches to PMB. A one is transferred if the switch 
is on $ 
KEY*PTG1(4) if(I'R'0*IR1=1) then(M£3+ACDX) ; $ ACXEX; t1B places data - -
on MEM bus so it is visible in data lights $ 
KEY*PTG2(4) if(IR1*TR5=1) then(PC+PMB(l-15)) , $ STRT or EX $ 
if(HALT*STOP RQ=l) then(RUN SET+l) , $ STRT, memory is 
cycling whenever RUN SET is set$ 
if(HALT+STOP RQ=l) then(RUN SET+O) , $ ACXEX or ACXDP, 
inhibits start of next memory cycle $ 
if(INC PC=l) then(PC+PC add 1) ; $ DPN or EXN $ 
KEY*PTG3(3) if(F SET+IR6+!Rl*IR5=1) then(MA+PC) , $ STRT, DP, DPN, 
EX, EXN, ISTP, MSTP $ 
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if(PI SET=l) then(MA+O) ; $ Happens if machine was halted 
with interrupt pending $ 
KEY*PTG3(4) if(IR1*IR2=0) then(AR+PMB) , $ ACXDP, DP, DPN $ 
if(RUN SET=0) then(RUN+0) , $ ACXEX or ACXDP , machine 
goes into stop state, PTG signals not generated $ 
if(IR6=0) then(KEYM+l) , $ DP, DPN, EX, EXN, machine 
enters KEYM cycle $ 
if(WRITE AC=l) then(ACWRF+l) 
if(FSET=l) ~(S0+0,Sl+O) 
if(PI SET=l) then(S0+0,Sl+l) 
AC-H-WRITE+ I R3 , 
AC-L-WRITE+IR4 , 
KEY+0 ; $ Note that if RUN is on and KEYM is off, the 
next state is determined by the output of the major 
states register $ 
PTG0(2) if(ACWRF=l) then(ACDX+AR) $ ACDX chosen by AC-H-WRITE and 
AC-L-WRITE $ 
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PTG~(4) ACWRF ~ ; $ Note that PTG~ is available even if the machine 
has entered the stop state since it is the decode 
of TG~*TGT $ 
5. Sequence KEYt·1 Cycle 
Comment Begin This sequence is entered after the KEY cycle if DP, 
DPN, EX, or EXN was activated. It allows a read from memorv or a 
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\..,rite into memory. End. 
KEYt1*PTG0 ( 1) t·1B+-0 ; 
KEYM*PTG1(3) if.(OMIT STROBE=0) then(MB+-M(t·1A)) ; $ True for EX or 
EXN, data placed on MEM bus and visible in data 
1 i ghts $ 
KEYN*PTG1(4) if(IR2=0) then(MB+-AR) ; $ DP or DPN $ - -
KEYM*PTG2(1) t1(t1A)+-t·1B; $Write or rewrite$ 
KEYt1*PTG2(4) if(PI SET=O) then(RUN SET+-0) 
KEn1*PTG3 ( 3) if.( PI SET= 1) ~(MA+-0) 
KEYM*PTG3(4) if(PI SET=1) then(S~+-0, S1+-1) , $ Go to PI state $ 
if(PI SET=O) then(RUN+-0) ; $ Enter STOP state $ 
6. Sequence Fetch Cycle 
Comment Begin The fetch cycle begins VJith the Ar being transferred 
to the selected source and destination accumulators if ACWRF was set 
during the previous PTG3. Also during PTG0, the MB is being cleared 
by t1B CLR in the memory cycle. During PTG1, the t·1B and IR are loaded 
with the word fetched from memory, however, decoded signals from the 
IR are not available until PTG2. The AR is loaded with PC add 1 
(utilized for data channel operations and the JSR instruction) and the 
PC is incremented if the instruction being loaded is an ALC or an I/0 
instruction; this is determined by a decode of the MEM bus signals 
since the IR decode is not yet available. 
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Execution of ALC instructions takes place during PTG2 of the 
fetch cycle if the ALC signal is decoded; alternately, calculation of 
the effective address of the data or next instruction occurs during 
PTG2 if the signal EFA is decoded. During PTG3, if an ALC instruction 
is being processed, the data placed on the SUM bus during PTG2 will be 
latched into the AR. The machine will remain in the fetch state 
(S0 & Sl reset) and ACWRF will be set to enable the AR to be written 
into the proper accumulators during PTG0. If the skip conditions are 
true, the PC will be incremented (for the second time in this cycle) 
before being transferred to the MA. 
If an effective address calculation was performed during PTG2, 
this value is latched into MA from the MBO bus during PTG3. The 
machine will then enter either the execute or defer state, depending 
on the indirect bit (IR5). 
If a JMP or JSR instruction is being processed during PTG3, the 
primary jump address wi 11 be 1 atched from the SUt1 bus into both the 
PC and r~A during PTG3. Note that in this case, the AR still holds PC 
add 1 from PTGl and that a JSR will cause this value (the return 
location) to be written into ACS3 and ACD3 during the following PTG0. 
The machine may remain in the Fetch state, or switch to Defer, 
depending on whether or not the indirect bit is set. 
If an I/0 instruction has been fetched, the machine will enter 
the Execute state next. The PC will be incremented again if the I/0 
skip conditions are true. End . 
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F*PTG0(1) MB+O ; 
F*PTG0(2) .i.f.(ACHRF=1) then(ACDX,ACSX+AR) $ Final step of previous 
instruction, X=3 if it was a JSR instruction $ 
F*PTG0(4) ACWRF+Q ; 
F*PTG1(2) MB+M(HA) ; $ Memory read $ 
F*PTG 1 ( 4) I R, Pt1B+f1B 
AR+PC add 1 , 
.i.f.(!1B0+(M'BJ*t1B1*t1B2)=1) then(PC+PC add 1) $ ALC, IO, 
or HALT $ 
F*PTG2 ( 1) ~1 (r1A )+MB ; $ Re\·Jri te $ 
F*PTG2 ( 4) IO SKIP SYNC+0 ; 
Comment Begin In the following statements, the source and destina-
tion accumulators are selected by decodes of IR(1-2) and IR(3-4), 
respectively. End 
F*ALC*PTG3(1) if(IR5*IR6*ffi?*SEL N=1) ~(AR+ACSX) , $ CDr·1 $ 
if(IR5*IR6*IR7*SEL 1~=1) then(AR+neg ACSX) , $ NEG $ 
if(IR5*IR6*IR7*SEL N=1) then(AR+ACSX) , $ t10V $ 
if ( IR5*IR6*IR7*SEL N=1) ~(AR+ACSX add 1) , $ INC $ 
if.( IR5*IR6*IR7*SEL N= 1) then (AR+ACSY add ACDX) 
$ ADC $ 
.if.{IR5*IR6*IR7*SEL N= 1) !t!!:.!l(AR+ACDX sub ACSY) , 
$ SUB $ 
if(IR5*IR6*IR7*SEL N=1) then(AR+ACSY add ACDX) , 
$ ADD $ 
if(IR5*IR6*IR7*SEL N=1) then(AR+ACSY add ACDX) 
$ AND $ 
Comment Begin Three additional sets of equations similar to the 
above may be written with SEL R, SEL L, or SEL S, substituted for 
SEL N. The transfers then take the fo 11 owing forms 
SEL R AR~cirr (transfer quantity) 
SEL L AR~cirl (transfer quantity) 
SEL S AR~wap (transfer quantity) End 
F*PTG3(2) if((ALC+IO)*FETCH SKIP*INC PC=1) then(PC~Pc add 1) ; - -
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$ Skip condition true for ALC or IO instruction $ 
F*PTG3(3) .:Lf.(INTRQ*HAS E CYCLI*IR5*Jf~p OR JSR=1) thenU1A~) 
$ Prepare for interrupt cycle $ 
if(INTRQ*(ALC+I0)=1 then(t·1A~Pc) ; 
F*EFA*PTG3(3) : if(TRb*1'Ri=1) then(t,~A~Pt1B*t·1SK1) , $ Direct 
addressing $ 
if(Jt~P OR JSR*TR'6'*TR7) then(PC~Pt·1B*t1SK1) , 
if (TR6*IR7*IR8= 1) then U1A~Pc add ( Pt·1B*t~SK1)) • - -
$ Relative addressing, positive displacement, 
PC as base $ 
.:Lf.(JMP OR lJSR*"fRb*IR7*"iRB=1) then(PC~PC add(Pt~B*t~SK1), 
if (T'i<6* I R 7* IR8= 1) then (~1A~PC add ( Pt1B+f.1S K2)) , - --
$ Relative addressing, negative displacement, 
PC as base $ 
jf(J~1P OR JSR*"i'Rb*IR7*IR8= 1) ~(PC~PC add (P~~B+MSK2)), 
if.( IR6*TR'i*l'R8=1) then(t1A~ACS2 add(Pt·1B*t1SK1)) , 
$ Relative addressing, positive displacement, 
ACS2 as base $ 
.:Lf.(Jf'·1P OR JSR*IR6*1Ri*TR'8=1) ~(PC~ACS2 add(Pf·113*t·1SK1)), 
if(IR6*IR7*IR8=1) then(MA~ACS2 add(PMB+MSK2)) , 
$ Relative addressing, negative displacement, 
ACS2 as base $ 
if(JMP OR JSR*IR6*TR7*IR8=1) then(PC+ACS2 add(PMB+ 
MSK2)) , 
if(IR6*IR7*IR8=1) then(MA~ACS3 add(PMB*MSKl)) , 
$ Relative addressing, positive displacement, 
ACS3 as base $ 
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if(JMP OR JSR*IR6*IR7*IR8=1) then(PC~ACS3 add(PMB*MSKl)) 
if(IR6*IR7*IR8=1) then(MA~ACS3 add(PMB+MSK2)) , 
$ Relative addressing, negative displacement, 
ACS3 as base $ 
if(JMP OR JSR*IR6*IR7*IR8=1) then(PC~ACS3 add(PMB+MSK2)) 
F*PTG3(4) AC-H-WRITE~(JSR+IR3) 
AC-L-WRITE~IR4 , 
if(WRITE AC=l) then ACWRF=l , $ Enables ACC write at PTG0 $ 
AUT DEC~MA 12 , $ If on, indicates that the effective 
address is an auto-decrementing location $ 
if(MA11*IR5*EFA*ADDER ZERO=l) then AUT INC OR DEC~l , 
$ Indicates that the effective address is either 
an autoincrementing or autodecrementing location $ 
if(INTRQ*(HAS E CYCLE+JMP OR JSR*IR5)) then(S~0,Sl~l) , 
$ Go to PI Cycle $ 
if(IR5*(JMP OR JSR+HAS E CYCLE)=l) then(S~l,Sl~0) , $ Go 
to Defer cycle $ 
if(IO+(IR5*HAS E CYCLE)=!) then(S0+l,Sl+l) , $ Go to 
Execute cycle $ 
if(INTRQ*(ALC+IR5*JMP OR JSR) then(S0+0,Sl+O) , $ Remain 
in Fetch cycle $ 
if(CPU INST*STRT 10=1) then(INTRQ+0, ION+l) , $ Start IO 
signal, also clears DONE, sets BUSY, and clears 
!NT REQ in the selected device $ 
if(CRY SET=!) then(CRY+l) , 
if(CRY SET=O) then(CRY+O) , 
if(CPU INST*CLR=l) then(ION+O) 
7. Sequence Defer Cycle 
Comment Begin The following sequence defines the Defer cycle, which 
is used to resolve indirect addresses. The word which is read from 
memory during PTGl contains the address of the data needed for execu-
tion of the current instruction. If this word is from an autoincre-
menting location, (20-27) 8 , its contents are counted up by one before 
being used and restored ; if the word is from an autodecrementing 
location, (30-37) 8 , its contents will be counted down by one before 
being used. During PTG3, preparations are made for the next cycle. 
If IR0 is one, the next cycle will be another defer cycle, otherwise 
the machine will enter the execute cycle. Since the JMP and JSR 
instructions have no execute cycle, the machine will check for 
interrupts and then enter the fetch state. End 





$ JSR, indirect $ 
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D*PTG 1 ( 2) t·1B+r1 (f1A) ; 
D*PTG 1 ( 3) if.. (AUT · INC OR DEC* AUT DEC= 1) then (r1B+-f.1B add 1) 
$ autoincrementing $ 
if(AUT INC OR DEC*AUT DEC=l) then(r~B+f~B sub 1) 
$ autodecrementing $ 
D*PTGl ( 4) Pt~B+f·1B ; 
D*PTG2 (1) t1 (t~A )+N13 
D*PTG2(4) if(Jt,1P OR JSR=l) then(PC+f1B) - ~ 
D*PTG3(3) .if.(HAS E CYCLE+ItHRQ*Jt~P OR JSR=l) then(t~A+Pf·1B) 
if (I NTRQ*HAS E CYCLE= 1) then (11A+0) - --
D*PTG3(4) AUT DEC+f.1Al2 , 
if(t1All*ADDER ZERO*Pl~B!2l=l) then(AUT INC OR DEC+l) , - -
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if(HAS E CYCLE*~=!) then(S!2l+l,Sl+l) , $ Go to execute 
cycle $ 
if(Pl~B!2l=l) ~(S0+1,Sl+0) , $Go to defer cycle $ 
if(~*INTRQ*HAS E CYCLE=!) then(S0+0,Sl+O) , $ Go to 
fetch cycle $ 
if{~*INTRQ*HAS E CYCLE=!) then(S0+0,Sl+l) $ Go to - -
program interrupt cycle $ 
8. Sequence Execute Cycle 
Comment Begin The following sequence defines the execute cycle of 
I/0 instructions and of those instructions which require memory access, 
including LOA, STA, ISZ, and DSZ. End 
E*PTG0 ( 1) t~B+-0 ; 
E*PTG1(2) if(STROBE=l) then(l~B~(MA)) - - $ Strobe omitted for STA $ 
E*PTG1(4) 
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if(STA+( IO*TR/)=1) ~(r1B+-ACDX) , $ STA or I/0 output 
instruction $ 
if{IO*IR7=1) ~(r1B+-DEV BUF) , $ I/0 in $ 
if. (I SZ= 1) ~ (r.1B+-f'1B add 1) , 
jf(DSZ=1) ~(t1B+f.1B sub 1) , 
lf.(ADDER ZERO*NON ACD INST=1) then(PC+PC add 1) $ SKIP 
condition true for ISZ or DSZ $ 
E*PTG2 ( 1) t1 ( MA )+118 ; 
E*PTG2(4) if(I0=0) ~(PC+-PC add 1) 
if{I0*00=1) ~(DEV+-BUF MB) , 
if(IO SKIP PEND=1) ~(IO SKIP SYNC+-1) , 
Pt1B+f·1B ; 
E*PTG3 ( 3) if (I NTRQ=0) then (r1A+-PC) - ~
if (I NTRQ= 1) then (r,1A+O) - ~
E*PTG3(4) AC-H-WRITE+-IR3 
AC-L-WRITE+-IR4 , 
if(WRITE AC=1) then(ACWRF+-1) , - -
if(LDA=1) then(AR+PMB) , $ Will be written into accumu-
1 a tors at PTG0 $ 
.if.{INTRQ=1) then(S.0+0,S1+-1) , $ Enter PI state $ 
if(INTRQ=0) then(S,0+0,S1+0) $ Enter Fetch state $ 
9. Seguence Program Interrupt Cycle 
Comment Begin The following sequence defines the program interrupt 
cycle, which is entered at PTG.0 if INTRQ is set and the previous 
instruction has completed execution. The INTR signal shown below is 
provided by an I/0 device when its INT REQ flip flop is set. During 
the sequence, the current value of the PC is stored at location 0 and 
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the PC is set to zero while the IR is zeroed out. Control then 
transfers to the defer cycle to obtain the address of the first 
instruction of the interrupt service routine. Excluding the execution 
of indirect memory reference instructions, the maximum interrupt 







if(INTR=l) then INTR~l $ Can happen during PTG2 of any 
type of cycle $ 
MB~Pc , $ Will be stored at M(MA) during PTG2 $ 
IR+0 ; $ Note that this will be decoded as JMP during 
the Defer cycle which follows $ 




S0~1,Sl+O $ Go to Defer cycle $ 
C. Example 
The following short program is intended to be used as an example 
of the use of the formal description in CDL . The formal description 
may be used to show all data transfers and control involved in 
executing this program. 
locations instruction machine codes 
100 LOA @ 0,6,3 023406 
101 ADDL 0,2,SZC 113102 
102 STA 2 '20 '1 
040400 










t1( 51)= 1228 
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The first instruction is an indirect load of accumulator ~ from 
a primary address of 238 ; since this is an autoincrementing location; 
its contents (508) are first counted up by one, and then the accumu-
lator is loaded from location 518• The second instruction adds 
accumulator ~ to accumulator 2, shifts the sum left one bit position, 
and loads it into accumulator 2. If the carry bit is zero after the 
circulating shift, then the third instruction is skipped . The third 
instruction, if executed, will store accumulator 2 at memory location 
(PC add 208). The fourth instruction causes a jump to the memory 
location which is the sum of the contents of accumulator 3 and 108• 
At the conclusion of this subroutine, the program will jump back and 
execute the HALT. The execution of this program is described by the 
following sequence 
STRT=ON 
CON RQ KEY SEEr~+ 1 
CON INST : IR5+0,IR(0-4)+1,IR(6-15)+1 
KEY SEEN*PC CLK KEY SYNC+l,STP+l 
KEY SYNC*CPU CLK KEY+l 







$ Start PTG signals $ 
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KEY*PTG2(4) PC+-PMB(1-15),RUN SET+-1 $ PC=100, start 
memory cycling $ 







F*PTG1(2) MB+-M(MA) $ MB=023406 $ 
F*PTG1(4) PMB,IR+-MB 
AR+-PC add 1 $ AR=101 $ 
F*PTG2(1) M(MA)+-MB $ Restore $ 
F*PTG2(4) IO SKIP SYNC+-9) 
F*EFA*PTG3(3) MA+-ACS3 add (MSK1*PMB) $ MA=23 $ 
F*PTG3(4) AC-H-WR ITE+-0 
AC-L-WRITE+-0 
AUT DEC+-0 
AUT INC OR DEC+-1 
S~l ,S1+-0 
D*PTG~ (1) MB+-0 
D*PTG0(4) ACWRF+-0 
D*PTG1(2) MB+-M(23) $ MB=50 $ 
D*PTG1(3) MB+-MB add 1 $ MB=51 $ 
D*PTG1(4) PMB+-MB 
$ PMB=51 $ 
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D*PTG2(1) M(23)+MB 
D*PTG3(3) MA+-Pt1B $ MA=51 $ 
D*PTG3(4) AUT DEC+-1 
AUT INC OR DEC+-0 
S(IJ+-1,$1+-1 
E*PTG(IJ(1) MB+-0 
E*PTG1(2) MB+-M(51) $ MB=122 $ 
E*PTG2 (1) M(51)+MB 
E*PTG2(4) PC+-PC add 1 $ PC=101 $ 
PMB+-MB $ PMB=122 $ 




AR+-PMB $ AR=122 $ 
S(IJ+-O,S1+-0 
F*PTG(IJ(1) MB+-0 
F*PTG(IJ(2) ACD(IJ,ACS(IJ+-AR $ AC(IJ=122 $ 
F*PTG(IJ(4) ACWRF+-0 
F*PTG1(2) MB+-M( 101) $ MB=113102 $ 
F*PTG1(4) IR,PMB+-MB $ IR, PMB=113102 $ 
PC,AR+-PC add 1 $ PC,AR=102 $ 
F*PTG2(1) M( 101)+-MB 
F*PTG2(4) IO SKIP SYNC+-0 
F*PTG3(1) AR+-cirl(ACS(IJ add ACD2) 
$ AR=001132 $ 
F*PTG3(2) PC+-PC add 1 
$ PC=103 $ 
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AUT INC or DEC-+-0 CRY-+-0 
S~-+-O,S1-+-0 
F*PTG~(1) MB-+-0 
F*PTG~(2) ACD2,ACS2-+-AR $ AC2=001132 $ 
F*PTG~(4) ACWRF-+-0 
F*PTG1 (2) MB-+-M ( 103) 
F*PTG1(4) IR,PMB-+-MB $ IR=005410 $ 
AR-+-PC add 1 $ AR=104 $ 
F*PTG2(1) M(103)-+-MB 
F*PTG2(4) IO SKIP SYNC-+-0 
F*EFA*PTG3(3) MA-+-ACS3 add(PMB*MSK1) $ MA=25 $ 






F*PTG~(2) ACS3 ,ACDJ-+-AR 
$ AC3=104 $ 
F*PTG~(4) ACWRF-+-0 
F*PTG1(2) MB-+-t'<'l ( 2 5 ) 
f 
Body of subroutine, ending with JMP 0,3 
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F*PTG1(2) MB+M( 104) $ MB=063077 $ 
F*PTG1(4) I R, PI~B+MB 
AR,PC+PC add 1 $ AR,PC=105 $ 
F*PTG2(1) M(104)+MB 





In summary, this paper has presented a detailed formal description 
of the operation of a particular modern computer, the NOVA 800. This 
description is suitable for use as a supplement in a course in basic 
computer organization, especially if this computer is available to the 
students. The addition of a description such as this one to the course 
has the advantage of introducing the students to more advanced concepts 
of computer organization than are usually covered in the simple 
textbook machine. Also, this detailed knowledge of one machine may 
easily be built upon in later courses. 
This description may be expanded to include other features of 
the machine, such as data channel operations, the multiply/divide 
option, or the program load option. In addition, it is advisable to 
provide an informal description of the machine to first familiarize 
the student with the ALU capabilities, bussing scheme, timing and 
control, and instruction format. 
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APPENDIX A 
A SUMMARY OF COMPUTER DESIGN LANGUAGE 
Computer Design Language [6] is an ALGOL-1 ike 1 anguage which can 
be used to describe the logical design of a digital system and to 
provide design documentation. When used in conjunction with a 
translator program, it may also be used for logic simulation and 
debugging, cost- performance evaluation, integration of design auto-
mation, and the design of more complex machines. 
Computer Design Language has a rather extensive vocabulary, and 














0/l/ ... /9 









Only a few of these elements need explanation. The functional 
operator "cirl" (circulate left) causes the contents of a register 
to be shifted l eft one bit position, wi th bit~ being shifted into 
the carry bit and the carry going to bit 15. The .. cirr .. operator is 
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similar, only with a right shift. The 11 SWap 11 operator causes the two 
bytes of a word to be exchanged; that is, bits ~-7 become bits 8-15 
and vice-versa. The 11 terminal 11 declarator is used to designate the 
output signal of a combinational network. 
Statements, except comment and declaration statements, are 
operations which are performed by the hardware. Each statement may 
have a label, and the sequential order of statements within a swquence 
is defined by the labels. When the label conditions are true, the 
operation prescribed by the statement is executed. Since statement 
labels need not be mutually exclusive, parallel operations may be 
easily expressed by simply sharing a label. A computer design such 
as the one presented in this paper consists of many sequences of 
statements, each of which describes a portion of the overall operation 
of the computer. 
APPENDIX B 
CHANGES AND NOTES 
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Some changes \vill be noted when comparing this formal description 
with the NOVA-800 logic diagrams. Several terminals and control flip 
flops were omitted from the description, especially those involved 
in data channel operations and the multiply/divide option. Likewise, 
the equations for terminals were often simplified by removing terms 
pertaining to these two features. 
Several flip flops, which were unnamed in the logic diagrams, 
were given names in the description, as shown below. Also, several 
terminals were slightly re-named to avoid confusion in the logic 
equations. Finally, some signals were merely complements of other 
existing signals; in this case, only one of the two signals was used 







AUT INC OR DEC 
IO 
STRT IO 
ALC OR IO SET 
ZERO ENABLE 
Losic Di a9rams 
unnamed (chip U-34) 
unnamed (chip U-39) 
unnamed (chip U-81) 
t1B 
unnamed (chip U-102) 
AUT INC + DEC 
10 UNPROTECTED 
STRT (IO instruction which could be 
confused with STRT switch) 
ALC + IO SET 
= 0 ENABLE 
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ADDER ZERO ADDER = ~ 
CRY TEST NEW CRY (duplicate) 
D-L-SEL FORCE D-L-SEL (duplicate) 
PLUS ONE FORCE PLUS ONE 
SX COM FORCE SX-COM 
SX-H-SEL ·FORCE SX-H-SEL 
SX-L-SEL FORCE SX-L-SEL 
SX-H-READ FORCE SX-H-READ 
SX-L-READ FORCE SX-L-READ 
PI SET MBO INH 
LAST WORD PL * LAST WORD 
DEV BUF unnamed 
MSKl does not exist 
MSK2 does not exist 
APPENDIX C 
PROGRAM LOAD OPTION 
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The program load option is a feature of the machine which auto-
matically loads the bootstrap loader program of the machine from a 
small read only memory into main memory. Two Ror~·s of 32 words x 8 
bits are addressed in parallel by PC(11-15). At the start of program 
load, the ~·1A register is forced to zero and the RQt.1 data is loaded 
into memory locations 0-37 octal via the t~BO bus during a sequence of 
KEY~·1 cycles. At the conclusion of program load, the PC and MA are 
both zeroed to start the next fetch from memory location 0. The 
following transfers show the sequence of events: 
if..(PL=ON) then(KEY SEEN+-1) 
KEY SEEN*CON INST : IR6+-0 , IR(0-5)+-1 , IR(7-15)+-1 
KEY SEEN*PC CLK KEY SYNC+-1 
KEY SYNC*PC CLK KEY+-1 
KEY*KEY SYNC*CPU CLK : RUN+-1 
PL*KEY*PTG0(1) KEY SEEN+-0 KEY SYNC+-0 
PL*KEY*PTG2(4) PC+-0 I RUN SET+-1 
PL*KEY*PTG3(3) ~·1A+-PC $ ~1A=0 $ 
PL*KEY*PTG3(4) KEYt~+-1 I KEY+-0 
PL *KEY~1*PTG0 ( 1) t~B+-0 
PL *KEY~1*PTG1 ( 3) ~1B+-R0t1 (PC) 
PL *KEYI1*PTG2 ( 1) r 1 (r ~A ) +-t·1B 




PL *KEYf1*PTG3 ( 4) if ( PC10=0) then KEYt1+ 1 




One somewhat unique feature of the NOVA-800 is its ability to 
change the duration of the timing pulses when needed. Normally, 
PTG0-3 are each 200 ns in length, however, any of these may be 
independently extended if needed; for instance, PTGl is extended to 
400 ns during the Execution cycle of a DSZ or ISZ instruction, and 
during the Defer cycle if autoindexing is evoked. PTGl is extended 
to 800 ns during programmed input instructions, and PTG2 is extended 
to 800 ns during programmed output instructions. The mechanism by 
which these extensions are accomplished is shown in figure 6. 
When the STUTTER signal is true, its inverse is used to disable 
the 11 and 11 gates which produce CPU CLK and PC CLK; the r1EI1 CLK signal 
is not affected by stutter operations. The MB LD EN signal will be 
true for two occasions; for theE cycle vlith NON ACD INST true 
(indicating that an ISZ or DSZ signal is present) and for the D cycle 
with AUT INC OR DEC true, indicating autoindexing. If MB LD EN is 
true during PTGl, then the STUTTER signal will be true, since TB is 
reset (all flip flops are normally reset). The feedback path causes 
TB to be set 200 ns later (at the falling edge of the clock), STUTTER 
becomes false, and CPU CLK will again be generated. Thus, PTGl has 
been extended by 200 ns. 
For I/0, the 3-bit register is used in a shifting mode. The 
10 STUTTER signal is true during PTGl of a programmed input 
instruction and during PTG2 of a programmed output instruction. A 
timing diagram is shown in figure 6 for a programmed out instruction. 
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It can be seen that STUTTER is true if TB is reset and IO STUTTER is 
true. In addition, IO STUTTER is used to shift a one (iA) into rno 
and zeros into the other flip flops; this occurs on the falling edge 
of the first clock pulse during PTG2 . On the falling edge of the 
second clock pulse, HID and TA are set and TB remains reset. On the 
third clock pulse, however, TB becomes set, causing STUTTER to become 
false. This will enable CPU CLK to be generated on the fourth clock 
pulse, which will advance the timing counter and cause PTG3 to be 
decoded. 




















Fig. 6. STUTTER Tit'liNG SIGNALS 
s 
C TB 
R 
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STUTTER 
PTGl 
MB LO 
EN 
